-
Notifications
You must be signed in to change notification settings - Fork 9
All issues
Issue creation is restricted in this repository
Issues
is:issue state:open
is:issue state:open
Search results
Simulation hot path: per-signal java.util.BitSet allocation and bit-by-bit conversion churn the GC; evaluate a value-typed (long,width) signal representation
area:corejls.core kernel: model, registry, sim, persistence, opsjls.core kernel: model, registry, sim, persistence, opsStatus: Open.#232 In anadon/JLS;Simulation hot path: SimEvent.hashCode() == (int)time makes the dupCheck HashSet O(n²) in events-per-tick, stalling large synchronous circuits
area:corejls.core kernel: model, registry, sim, persistence, opsjls.core kernel: model, registry, sim, persistence, opsStatus: Open.#231 In anadon/JLS;Grand architecture: a layered headless kernel wired by a dependency-and-ordering module/plugin system (tracking issue)
architectureGrand-architecture module program (tracking #224)Grand-architecture module program (tracking #224)Status: Open.#224 In anadon/JLS;Extension-point catalog: enumerate and type the seams modules contribute to (element provider, palette contributor, exporter, op observer, …)
architectureGrand-architecture module program (tracking #224)Grand-architecture module program (tracking #224)area:moduleModule/plugin runtime and extension pointsModule/plugin runtime and extension pointsphase:M2Program phase M2 — module runtime & extension pointsProgram phase M2 — module runtime & extension pointsStatus: Open.Decision: plugin isolation and trust boundary — in-process shared-types (first-party) vs out-of-process IPC (untrusted providers)
architectureGrand-architecture module program (tracking #224)Grand-architecture module program (tracking #224)area:moduleModule/plugin runtime and extension pointsModule/plugin runtime and extension pointskind:decisionA decision-and-record issue; outcome recorded in ARCHITECTURE.mdA decision-and-record issue; outcome recorded in ARCHITECTURE.mdphase:M2Program phase M2 — module runtime & extension pointsProgram phase M2 — module runtime & extension pointsStatus: Open.Decision: simulation execution strategy for CPU-scale designs — discrete-event vs a levelized/compiled evaluation pass (cold/hot-plane split)
architectureGrand-architecture module program (tracking #224)Grand-architecture module program (tracking #224)area:simSimulation semantics and high-value datapath elementsSimulation semantics and high-value datapath elementskind:decisionA decision-and-record issue; outcome recorded in ARCHITECTURE.mdA decision-and-record issue; outcome recorded in ARCHITECTURE.mdphase:M4Program phase M4 — external providers & scaleProgram phase M4 — external providers & scaleStatus: Open.Module/plugin runtime: declarative manifests, dependency + ordering resolution, two-phase lifecycle, and a typed extension-point registry
architectureGrand-architecture module program (tracking #224)Grand-architecture module program (tracking #224)area:moduleModule/plugin runtime and extension pointsModule/plugin runtime and extension pointsphase:M2Program phase M2 — module runtime & extension pointsProgram phase M2 — module runtime & extension pointsStatus: Open.Waveform + verification interop: document the VCD→GTKWave/Surfer handoff and provide a batch-CLI autograde-bridge example (VCD conformance already done; live co-sim explicitly out per #63)
area:hdlHDL export/import/co-sim and board/bitstream flowHDL export/import/co-sim and board/bitstream flowStatus: Open.Bitstream handoff: a documented, scripted Yosys→nextpnr→ecppack→openFPGALoader recipe consuming board-aware export (external-tool orchestration, no bitstream code in JLS)
area:hdlHDL export/import/co-sim and board/bitstream flowHDL export/import/co-sim and board/bitstream flowphase:M3Program phase M3 — consumer modulesProgram phase M3 — consumer modulesStatus: Open.In-editor test panel: a GUI front-end over the batch -t test-vector engine (Digital-parity, HDL-independent)
area:batchHeadless batch/grading/export servicesHeadless batch/grading/export servicesphase:M3Program phase M3 — consumer modulesProgram phase M3 — consumer modulesStatus: Open.Board-aware HDL export: emit pin-constraint files (PCF/XDC/QSF) for named cheap dev boards so exported Verilog is one command from a bitstream
area:hdlHDL export/import/co-sim and board/bitstream flowHDL export/import/co-sim and board/bitstream flowphase:M3Program phase M3 — consumer modulesProgram phase M3 — consumer modulesStatus: Open.Element-provider plugin API: discover external ElementType descriptors via ServiceLoader atop the #78 registry (the recorded replacement for the removed XML loader, #80 H2)
architectureGrand-architecture module program (tracking #224)Grand-architecture module program (tracking #224)area:moduleModule/plugin runtime and extension pointsModule/plugin runtime and extension pointsphase:M4Program phase M4 — external providers & scaleProgram phase M4 — external providers & scaleStatus: Open.